following the strategy C are sufficient to guarantee a considerable reduction in the error of the phase estimates of an AR(p) process.

(b) Results: part II: As an example, an AR (4) process is chosen with parameters $a_0 = 1, a_1 = 0.8, a_2 = -0.7, a_3 = -0.2, \text{and } a_4 = -0.1$. Setting the maximum error in any cumulant to be 20% (i.e., $n = 0.2$), 10 different sets of the third order cumulants $C_{3,m}$ (n) are obtained. For each of these 10 sets of cumulants, phase estimates are obtained using the diagonal slice with eqn. 2b. The resulting 10 sets of phase estimates are displayed in Fig. 1a. For each of the same sets of cumulants, phase estimates are obtained from eqn. 3b with 21 TOR equations following strategy C. These new sets of phase estimates are plotted in Fig. 1b. It is clear that estimates in Fig. 1b are much less variable than those in Fig. 1a.

![Fig. 1 Reconstructed phase against frequency from 10 different realizations of same AR (4) process](image)

- a: Reconstruction method based on eqn. 2b
- b: Proposed reconstruction method based on eqn. 3b

Summary: A new algorithm based on eqn. 3b has been proposed to estimate the phase of an AR filter. Although the algorithm based on eqn. 2b is computationally efficient the proposed algorithm in this Letter provides much less variable and more consistent phase estimates than the algorithm based on eqn. 2b.

20th May 1992

A. K. Nandi (Department of Electronic and Electrical Engineering, University of Strathclyde, Royal College, 204 George Street, Glasgow G1 1XW, United Kingdom)

R. Mehlan (Lehrstuhl für Elektrische Regelungstechnik, RWTH Aachen, Templergraben 55, 5201 Aachen, Germany)

References


NOVEL APPROACH TO DESIGNING DIGITAL DIFFERENTIATORS

M. A. Al-Alaoui

Indexing terms: Digital circuits, Circuit design

A novel approach to designing recursive stable digital differentiators is introduced. A four-step design procedure is presented. The procedure consists of obtaining or designing an integrator and then modifying its transfer function appropriately to obtain a stable differentiator. As an example a second-order recursive differentiator is developed.

Introduction: Differentiators are useful in the processing of signals in various fields, such as digital control [1], digital image processing [2], communications [3] and biomedical applications [4].

In this Letter, a new approach to designing digital differentiators is introduced. The approach is an extension of the one used in designing analogue differentiators by using integrators. As an example, a novel differentiator is introduced whose magnitude goes to zero at high frequencies. The proposed differentiator is a second-order recursive differentiator. The low order of the differentiator makes it suitable for real-time applications. The accuracy of the proposed differentiator is comparable to that obtained by higher order filters.

Basic concept: In analogue signal processing, differentiators are often obtained by inverting the transfer functions of analogue integrators [5-7]. The concept can be extended to digital differentiators. The new approach can be broken down into the following four steps:

(a) obtain or design an integrator that has the same range and accuracy as the desired differentiator
(b) invert the transfer function of the integrator obtained in (a)
(c) stabilise the transfer function obtained in (b) by reflecting the poles that lie outside the unit circle to inside the unit circle
(d) compensate the magnitude appropriately by noting that if a pole that lies at a radius $r$ is replaced by a pole that lies at a radius of $1/r$, the magnitude of the resulting transfer function will be multiplied by $r$; thus to compensate for the resulting change in magnitude, the resulting transfer function should be multiplied by $1/r$ [8].

In this Letter, an example, a new differentiator is obtained by inverting the transfer functions of the Tick integrator [9]. The procedure had been tested successfully on Simpson and other integrators. Tick designed a transfer function that is as close to unity as possible throughout the lower half of the Nyquist interval while still involving only three consecutive
Proposed differentiator: The Tick integrator approximates the ideal integrator up to about half the Nyquist frequency [6]. Its transfer function is

$$G(z) = \frac{7(0.3585z^2 + 1.2832z + 0.3584)}{(z^2 - 1)}$$  (1)

The Tick integrator has two real poles located at $z = +1$ and $z = -1$. It also has two real zeros located at $z = -0.3053$ and $z = -3.275$. In taking the inverse of eqn. 1, a pole that lies outside the unit circle at $z = -3.275$ is obtained. Substituting for the unstable pole a pole at $z = -1/3.275 = -0.3053$, the following transfer function is obtained, where $A$ is a gain parameter to be determined below.

$$H(z) = \frac{A(z^2 - 1)}{z^2 + 0.611z + 0.0932}$$  (2)

Thus, the new differentiator has two real zeros located at $z = +1$ and $z = -1$. It also has a double pole located at $z = -0.3053$. Note that the numerator of eqn. 2 represents a linear phase FIR filter with an odd length and an odd symmetry [10]. Thus eqn. 2 may be considered as a linear phase FIR filter, represented by the numerator, in cascade with an IIR filter, represented by the denominator of eqn. 2. Note that the numerator of eqn. 2 is the same, except for a gain factor, as the transfer function for the three-point central difference differentiator [4].

The gain factor that results from inverting eqn. 1 would be $1/(0.3584) = 1/0.35847$. With $T = 1$, and compensating for the inversion of the unstable pole, by multiplying by the factor $1/3.275$, it would have the value $1/(0.3584) \times (3.275) = 1/1.1776 = 0.852$. This is the value that will be used for $A$ in the rest of the paper. Note that the exact value of the gain factor is not critical provided that it is taken into consideration when computing the error difference from the ideal response. Figs. 1 and 2 show the magnitude and phase of the new differentiator, respectively. It is seen that the new differentiator approximates the magnitude of the ideal differentiator up to 0.5 of fullband. In addition, the phase is almost linear in that range. Fig. 3 shows that the error of the magnitude of the new differentiator is less than 1% in the pass-band region. The new differentiator clearly outperforms the two-point difference differentiator and the three-point central difference differentiator [4]. The proposed differentiator also compares favourably with the state-of-the-art differentiators of Kumar and Dutta-Roy [11]. All the figures in this paper were obtained using MATLAB® together with the Signal Processing Toolbox.*

Conclusion: A new approach for designing differentiators is introduced. The approach consists in inverting the transfer functions of integrators and then stabilising them. As an example, a novel second-order recursive digital differentiator is presented. The low order of the differentiator makes it suitable for real-time applications. It approximates an ideal differentiator in the pass-band region with an accuracy and range comparable to those obtained by higher order filters. In addition, it has an almost linear phase in the pass-band region.

Acknowledgment: It is a pleasure to thank T. Kailath for providing the atmosphere conducive to research by inviting me to spend the summer of 1991 at Stanford's Information Systems Lab. where this research was initiated. I am also grateful to B. Mckeel, M. Goldberg, D. Roy, L. Tong, N. Al-Dhahir, Guan-gnan Xu, H. Aghajan, A. Sayed and C. Schaper for their help during my stay at Stanford. This work was supported in part by the Research Board of The American University of Beirut.

1st June 1992

M. A. Al-Alaouie (Electrical Engineering Department, The American University of Beirut, Beirut, Lebanon)

References

REDUCING \( V_{BE} \) WAFER SPREAD OF BIPOLAR TRANSISTOR VIA A COMPENSATION CIRCUIT

R. Amador, A. Polanco, H. Hernández, E. González and A. Nagy

Indexing terms: Measurement, Integrated circuits, Circuit theory and design

A circuit which reduces the \( V_{BE} \) wafer spread of a standard bipolar transistor in linear ICs is described. This compensation circuit takes advantage of the close correlation between \( I_s \) and \( F \). The spread of \( V_{BE} \) is the major source of output error in IC temperature sensors with intrinsic reference, which thereby requires resistive trimming.

Integrated Celsius temperature sensors with an intrinsic reference were introduced commercially [1] in 1984. The basic principle of a temperature sensor with an intrinsic reference [2] is the comparison of a Kelvin voltage \( V_{TRAT} \) with the \( V_{BE} \) of a transistor as is shown in Fig. 1 and eqn. 1.

\[
V_0 = V_{BE} - V_{TRAT}(R_1/R_2)
\]  

A small relative variation within the wafer of these terms, at a given temperature, can produce an output error of several degrees; e.g., a spread of \( \pm 5^\circ \)C has been measured within a sensor wafer [2] before resistive trimming. The random variation within the wafer of \( V_{BE} \), \( V_{TRAT} \) and \( R_1/R_2 \) makes it necessary to perform resistive trimming [1] in every sensor chip at wafer level.

The purpose of this Letter is to describe a compensation circuit that reduces almost to a half the spread of \( V_{BE} \), which is the major source of error in eqn. 1. This circuit can be useful in designing a Celsius integrated sensor without resistive trimming.

Spread of \( R_1/R_2 \), \( V_{TRAT} \) and \( V_{BE} \): The spread within the wafer of \( R_1/R_2 \) for a ratio less than 8:1 and layout width greater than 40\( \mu \)m using ion implanted resistors can achieve [3] a relative value less than 0.3%. The spread within the wafer of the Kelvin voltage \( V_{TRAT} \) can be reduced by increasing the emitter areas and also using cross-connected transistor quads [2] with centroid [4] layout. Using data [2] for a transistor quad with 6000\( \mu \)m\(^2\) emitter area, a spread of \( \sigma_{V_{BE}} \) less than 0.8% can be calculated.

The spread within the wafer of \( V_{BE} \) is due [2] to the spread of \( I_s \). The value of \( V_{BE} \) depends on \( I_s \) through the following expression [2]:

\[
I_s = I_{BE} \exp(qV_{BE}/kT)
\]

Using eqn. 2 and the Dutton histogram [5] for \( I_s \), a spread of 2% within the wafer can be calculated for \( V_{BE} \). Therefore \( V_{BE} \) has the greatest spread of the three parameters in eqn. 1 and can be considered the major source of sensor output error.

A compensation circuit, that reduces the spread of \( V_{BE} \) to a half, based on the close correlation [5] between \( I_s \) and reverse beta \( \beta_r \) in a transistor will be shown.

Correlation of \( I_s \) and \( \beta_r \): parameter sensitivity—Dutton has shown [5] for a standard bipolar transistor wafer that \( I_s \) and \( \beta_r \) have a good correlation factor of +0.9 and follow the linear regression expression

\[
\beta_r = 0.49I_s + 1.2
\]

Sensitivity can be defined [6] as

\[
S_k = \frac{\Delta F}{\Delta X}\frac{X}{F}
\]

or

\[
S_k = \frac{\partial F}{\partial X}
\]

where \( F \) is the output or dependent variable and \( X \) is one of the circuit parameters or independent variables.

Compensation circuit: The compensation circuit shown in Fig. 2 (patent pending) reduces the spread of \( V_{BE} \) considerably.

![Fig. 2 Compensation circuit for reducing spread of \( V_{BE} \)](image)

According to Dutton [5], \( I_s \) and \( \beta_r \) change within the wafer in the same direction, with good correlation. In the compensation circuit the variation in \( V_{BE} \) due to variations in \( I_s \) is significantly reduced. It can be seen that if \( I_s \) increases for a given \( I_s \), then \( V_{BE} \) decreases according to eqn. 2 in transistor \( Q_2 \), Fig. 2; however, as \( \beta_r \) increases in the circuit of Fig. 2, the collector current of \( Q_2 \) increases, and \( V_{BE2} \) tends to increase according to eqn. 2, thus compensating for the initial decrease due to \( I_s \). In other words \( V_{BE} \) tends to increase according to eqn. 2, thus compensating for the initial decrease due to \( I_s \). In other words \( V_{BE} \) of \( Q_2 \) tends to remain constant.

Simulation of the compensation circuit with PSPICE shows that \( V_{BE} \) is practically insensitive to all parameters except \( I_s \), \( Q_2 \), and \( \beta_r \) of \( Q_2 \), which are both connected in the reverse mode. Thus the variation of \( V_{BE} \) due to these two parameters is as follows:

\[
\Delta V_{BE} = S_{\beta_r} \frac{\Delta \beta_r}{\beta_r} + S_{I_s} \frac{\Delta I_s}{I_s}
\]

It can be shown from the linear regression expression (eqn. 3)